

EE 599: Accelerated Computing using FPGAs Units: 2 Term—Day—Time: Spring 2020, Thu 330-450 (Lecture) Fri 4-520 (Lab, Discussion)

Location: sites.usc.edu/prasanna/teaching

Instructor: Viktor Prasanna Office: EEB 200C Office Hours: TBD Contact Info: prasanna@usc.edu (213) 740 4483 sites.usc.edu/prasanna Teaching Assistant: TBD Office: Physical or virtual address Office Hours: Contact Info: Email, phone number (office, cell), Skype, etc.

IT Help: Contact TA during office hours and via email Hours of Service: Contact Info: Email, phone number (office, cell), Skype, etc.

#### **Course Description**

Recently, Field Programmable Gate Arrays have become a key computing platform to accelerate applications at data center, cloud and at the "edge". This course will review the technology and software tools from application acceleration perspective and discuss (application-specific) architectural, software and algorithmic innovations to realize the potential of this technology to optimize latency, throughput and energy efficiency.

#### **Learning Objectives and Outcomes**

Understand architecture of FPGAs Develop application mapping methodologies Develop performance modeling techniques Evaluate scalability of designs Understand techniques for generating IP (intellectual property) cores

Prerequisite(s): EE 457 and CS 570 Co-Requisite(s): course(s) that must be taken prior to or simultaneously Concurrent Enrollment: course(s) that must be taken simultaneously Recommended Preparation: EE 451

#### **Technological Proficiency and Hardware/Software Required**

Students should have basic understanding of high level programming.

#### **Required Readings and Supplementary Materials**

Course will be based on recent research publications and survey articles and vendor data sheets and tools. Details will be provided in the lectures as well as in the discussion sessions. A sample of relevant literature is appended to this.

#### **Description and Assessment of Assignments**

The course will be project oriented. Project proposal, presentation and final report are required.

## **Grading Breakdown**

Including the above detailed assignments, how will students be graded overall? Participation should be no more than 15%, unless justified for a higher amount. All must total 100%.

Assignment	Points	% of Grade
Participation		10
Lab Assignments		20
Project Proposal		20
Project Presentation		20
Project Final Report		30
TOTAL		100

**Project:** The focus of the course is in designing accelerators using FPGAs. The project will be focused on specific application areas of interest to the students to identify a problem that needs acceleration, design an application specific architecture, develop scalable parallel algorithm and map it onto a target FPGA device. The project will consist of literature survey, problem definition, solution idea, hardware design and use of software tools to map the design to a FPGA. It will consist of proposal preparation, discussions with the instructor and the TA, present details of the design and implement it and report the resulting acceleration.

## Project timeline:

- Week 4: Identifying team members (if required) and project topics
- Week 9: Proposal due (team member, topics and milestone)
- Weeks 14 and 15: Project presentation
- Last day of classes: Final report due

## Sample project:

Parallelizing LSTM models on FPGAs with coherent memory.

Identifying opportunities for parallelism, survey of state of the art techniques for kernels and primitives, performance modeling and projected performance. Implementation in VHDL or Verilog, synthesis, place and route results. Summary of latency and throughput performance and energy dissipation.

**Project Presentation:** The project presentation will be in class presentation by the student or students (if two students collaborate per project). The number of students per project will be decided based on the total size of the class and the available time. The presentation will be approx. 30 mins in duration including time for Q and A. Each team will prepare a power point presentation, approximately 20 slides covering the following: problem definition, prior work, solution proposed, the metrics to be used for evaluation and the expected outcomes of the project.

**Project Final Report:** The final report will be a formatted report with the following sections: Introduction, State of the art, Accelerator Problem Definition, Proposed Design, Performance Evaluation and Comparison, Conclusion. Typical report length=20 pages.

## Grading Scale (Example)

Course final grades will be determined using the following scale

95-100 А A-90-94 B+ 87-89 83-86 В B-80-82 77-79 C+ С 73-76 C-70-72 67-69 D+ D 63-66 D-60-62

F 59 and below

## **Assignment Rubrics**

Include assignment rubrics to be used, if any.

### **Assignment Submission Policy**

Describe how, and when, assignments are to be submitted.

## **Grading Timeline**

Project Proposals will be reviewed and returned within 2 weeks. Students requiring additional guidance will be counseled during office hours.

### **Additional Policies**

Add any additional policies that students should be aware of: late assignments, missed classes, attendance expectations, use of technology in the classroom, etc.

# Course Schedule: A Weekly Breakdown

**Note:** L and D refers to lecture and discussion sessions. Discussion sessions will be led by a TA over the first 10 weeks. Instructor will lead both the lecture and discussion sessions during weeks 11-15.

Total number of contact minutes by the instructor = 10\*80 + 5\*160 = 1600 minutes over 15 weeks.

	Topics/Daily Activities	Readings and	Deliverable/ Due
		Homework	Dates
Week 1	Introduction (L)		
	Computing platforms and technology evolution		
	FPGA design flow (D)		
Week 2	FPGA basics, architectural characteristics (L)		
	Example design flow, account set up (D)		
Week 3	FPGA abstractions and Computational models (L)		
	Example design flow, practice designs (D)		
Week 4	Accelerating Dense Algebra (L)	HW #1	
	HW #1 solution strategies (D)		
Week 5	Accelerating FFT (L)		
	FFT design optimization (D)		
Week 6	Accelerating Networking (SDN) (L)	HW #2	HW # 1 due
	HW #2 discussion (D)		
Week 7	Accelerating Networking (NFV) (L)		
	IP look up design (D)		
Week 8	Accelerating ML Kernels (L)		HW # 2 due
	Reg Ex Matching design (D)		
Week 9	Accelerating ML Kernels (L)		Project Proposal due
	Tools for FPGA resource management (D)		
Week 10	FPGAs in the Cloud (L)		
	Project discussion, guidelines (D)		
Week 11	Project Presentation (L, D)		
Week 12	Project Presentation (L, D)		
Week 13	Project Presentation (L, D)		
Week 14	Project Presentation (L, D)		
Week 15	Project Presentation (L, D)		Final report due last
			day of classes
FINAL	No final		Date: For the date
			and time of the final
			for this class, consult
			the USC Schedule of
			Classes at
			classes.usc.edu/.

## Statement on Academic Conduct and Support Systems

#### Academic Conduct:

Plagiarism – presenting someone else's ideas as your own, either verbatim or recast in your own words – is a serious academic offense with serious consequences. Please familiarize yourself with the discussion of plagiarism in SCampus in Part B, Section 11, "Behavior Violating University Standards" policy.usc.edu/scampus-part-b. Other forms of academic dishonesty are equally unacceptable. See additional information in SCampus and university policies on scientific misconduct, policy.usc.edu/scientific-misconduct.

#### **Support Systems:**

Student Health Counseling Services - (213) 740-7711 – 24/7 on call engemannshc.usc.edu/counseling

Free and confidential mental health treatment for students, including short-term psychotherapy, group counseling, stress fitness workshops, and crisis intervention.

National Suicide Prevention Lifeline - 1 (800) 273-8255 – 24/7 on call suicidepreventionlifeline.org

Free and confidential emotional support to people in suicidal crisis or emotional distress 24 hours a day, 7 days a week.

*Relationship and Sexual Violence Prevention Services (RSVP) - (213) 740-4900 – 24/7 on call* <u>engemannshc.usc.edu/rsvp</u>

Free and confidential therapy services, workshops, and training for situations related to gender-based harm.

#### Office of Equity and Diversity (OED) | Title IX - (213) 740-5086 equity.usc.edu, titleix.usc.edu

Information about how to get help or help a survivor of harassment or discrimination, rights of protected classes, reporting options, and additional resources for students, faculty, staff, visitors, and applicants. The university prohibits discrimination or harassment based on the following protected characteristics: race, color, national origin, ancestry, religion, sex, gender, gender identity, gender expression, sexual orientation, age, physical disability, medical condition, mental disability, marital status, pregnancy, veteran status, genetic information, and any other characteristic which may be specified in applicable laws and governmental regulations.

Bias Assessment Response and Support - (213) 740-2421

studentaffairs.usc.edu/bias-assessment-response-support

Avenue to report incidents of bias, hate crimes, and microaggressions for appropriate investigation and response.

#### The Office of Disability Services and Programs - (213) 740-0776 dsp.usc.edu

Support and accommodations for students with disabilities. Services include assistance in providing readers/notetakers/interpreters, special accommodations for test taking needs, assistance with architectural barriers, assistive technology, and support for individual needs.

#### USC Support and Advocacy - (213) 821-4710 studentaffairs.usc.edu/ssa

Assists students and families in resolving complex personal, financial, and academic issues adversely affecting their success as a student.

#### Diversity at USC - (213) 740-2101 diversity.usc.edu

Information on events, programs and training, the Provost's Diversity and Inclusion Council, Diversity Liaisons for each academic school, chronology, participation, and various resources for students.

# USC Emergency - UPC: (213) 740-4321, HSC: (323) 442-1000 – 24/7 on call dps.usc.edu, emergency.usc.edu

Emergency assistance and avenue to report a crime. Latest updates regarding safety, including ways in which instruction will be continued if an officially declared emergency makes travel to campus infeasible.

USC Department of Public Safety - UPC: (213) 740-6000, HSC: (323) 442-120 – 24/7 on call dps.usc.edu Non-emergency assistance or information.

# Sample reading materials

- Weerasinghe, Jagath, et al., Enabling FPGAs in hyperscale data centers, 2015 IEEE 12th Intl Conf on Ubiquitous Intelligence and Computing and 2015 IEEE 12th Intl Conf on Autonomic and Trusted Computing and 2015 IEEE 15th Intl Conf on Scalable Computing and Communications and Its Associated Workshops (UIC-ATC-ScalCom). IEEE, 2015.
- Pena, Maria Dolores Valdes, Juan J. Rodriguez-Andina, and Milos Manic, The internet of things: The role of reconfigurable platforms, IEEE Industrial Electronics Magazine 11.3 (2017): 6-19.
- 3. Putnam, Andrew, FPGAs at HyperScale--The Past, Present, and Future of the Reconfigurable Cloud, FPGAs Keynote, ReConfig, 2018.
- Stamelos, Ioannis, et al, A Novel Framework for the Seamless Integration of FPGA Accelerators with Big Data Analytics Frameworks in Heterogeneous Data Centers, 2018 International Conference on High Performance Computing & Simulation (HPCS). IEEE, 2018.
- 5. Mbongue, Joel Mandebi, et al, FPGA Virtualization in Cloud-Based Infrastructures Over Virtio, IEEE 36th International Conference on Computer Design (ICCD), IEEE, 2018.
- Chen, Y., He, J., Zhang, X., Hao, C. and Chen, D., Cloud-DNN: An Open Framework for Mapping DNN Models to Cloud FPGAs. Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (pp. 73-82), ACM, 2019.
- X. Wei, H. Yu, P. Zhang, Y. Chen, Y. Wang, H. Hu, Y. Liang and J. Cong, Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs, 54th ACM/EDAC/IEEE Design Automation, 2017.
- S. Wang, Z. Li, C. Ding, B. Yuan, Q. Qiu, Y. Wang and Y. Liang, C-LSTM: Enabling Efficient LSTM using Structured Compression Techniques on FPGAs, Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, 2018.
- S. Han, X. Liu, H. Mao, J. Pu, A. Pedram, M. Horowitz and W. Dally, EIE: Efficient Inference Engine on Compressed Deep Neural Network, ACM/IEEE 43th Annual International Symposium on Computer Architecture (ISCA), 2016.
- Y. Umuroglu, N. Fraser, G. Gambardella, M. Blott, P. Leong, M. Jahre and K. Vissers, FINN: A Framework for Fast, Scalable Binarized Neural Network Inference, Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, 2017.
- Yang, Y., Huang, Q., Wu, B., Zhang, T., Ma, L., Gambardella, G., Blott, M., Lavagno, L., Vissers, K., Wawrzynek, J. and Keutzer, K., Synetgy: Algorithm-hardware co-design for convnet accelerators on embedded fpgas. Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (pp. 23-32), ACM, 2019.
- 12. Zhang, C., Sun, G., Fang, Z., Zhou, P., Pan, P. and Cong, J., Caffeine: Towards uniformed representation and acceleration for deep convolutional neural networks. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*.
- 13. Asiatici, M. and Ienne, P., Stop Crying Over Your Cache Miss Rate: Handling Efficiently Thousands of Outstanding Misses in FPGAs. Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (pp. 310-319), ACM, 2019.
- 14. Moreau, T., Chen, T., Jiang, Z., Ceze, L., Guestrin, C. and Krishnamurthy, A., 2018. VTA: An Open Hardware-Software Stack for Deep Learning, arXiv preprint arXiv:1807.04188.
- 15. Xilinx, Xilinx Al Engines and Their Applications, Xilinx White Paper WP506, 2018.

- 16. Xilinx, Accelerating DNNs with Xilinx Alveo Accelerator Cards, Xilinx White Paper WP504, 2018.
- Vissers, Kees, Versal: The Xilinx Adaptive Compute Acceleration Platform (ACAP), Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM, 2019.
- 18. Intel Altera, AgilexTM FPGAs Deliver a Game-Changing Combination of Flexibility and Agility for the Data-Centric World, Intel White Paper, 2019.
- Zeng, Hanqing; Zhang, Chi; Prasanna, Viktor K., <u>Fast Generation of High Throughput</u> <u>Customized Deep Learning Accelerators on FPGAs</u>, International Conference on ReConFigurable Computing and FPGAs (ReConFig), pp. 1–8, 2017
- Zhou, Shijie; Kannan, Rajgopal; Zeng, Hanqing; Prasanna, Viktor K., <u>An FPGA Framework</u> <u>for Edge-Centric Graph Processing</u>, Proceedings of the 15th ACM International Conference on Computing Frontiers, pp 69–77, 2018
- Tong, Da; Prasanna, Viktor K., <u>Sketch Acceleration on FPGA and its Applications in Network</u> <u>Anomaly Detection</u>, IEEE Transactions on Parallel & Distributed Systems, Vol 29, Issue 4, pp 929–942, 2018
- 22. Zhou, Shijie; Kannan, Rajgopal; Yu, Min; Prasanna, Viktor K., <u>FASTCF: FPGA-based</u> <u>Accelerator for Stochastic-Gradient-Descent-based Collaborative Filtering</u>, ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp 259–268, 2018
- Zeng, Hanqing; Chen, Ren; Zhang, Chi; Prasanna, Viktor K., <u>A Framework for Generating</u> <u>High Throughput CNN Implementations on FPGAs</u>, ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 117–126, 2018
- 24. Qu, Yun R.; Prasanna, Viktor K., *Fast Online Set Intersection for Network Processing on FPGA*, IEEE Transactions on Parallel and Distributed Systems, 2016
- Qu, Yun R.; Prasanna, Viktor K., <u>High-performance and Dynamically Updatable Packet</u> <u>Classification Engine on FPGA</u>, IEEE Transactions on Parallel and Distributed Systems, Vol. 27, No. 1, pp. 197–209, 2016
- 26. Qu, Yun R.; Zhang, Hao H.; Zhou, Shijie; Prasanna, Vikor K., Optimizing Many-field Packet Classification on FPGA, multi-core General Purpose Processor, and GPU, ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS), 2015
- 27. Jiang, Weirong; Prasanna, Viktor K., <u>Scalable Packet Classification on FPGA</u>, IEEE Transactions on Very Large Scale Integration Systems (TVLSI), 2012
- Yang, Yi-Hua E.; Prasanna, Viktor K., <u>High-Performance and Compact Architecture for</u> <u>Regular Expression Matching on FPGA</u>, IEEE Transactions on Computers, Vol. 61, No. 7, pp. 1013–1025, 2012